

**Notice of References Cited**

Application/Control No.

09/488,099

Applicant(s)/Patent Under  
Reexamination  
DENNISON ET AL.

Examiner

Kevin M. Picardat

Art Unit

2822

Page 1 of 3

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-3,423,646	01-1969	CUBERT LACK S; et. al.	257/30
*	B	US-3,796,926	03-1974	Cole et al.	257/4
*	C	US-4,099,260	07-1978	Lynes et al.	365/105
*	D	US-4,115,872	09-1978	Bluhm, Vernon A.	365/163
*	E	US-4,194,283	03-1980	Hoffmann, Kurt	438/239
*	F	US-4,203,123	05-1980	Shanks, Roy R.	257/2
*	G	US-4,227,297	10-1980	Angerstein, Joerg	438/271
*	H	US-4,272,562	06-1981	Wood, Grady M.	438/483
*	I	US-4,458,260	07-1984	McIntyre et al.	257/438
*	J	US-4,502,208	03-1985	McPherson, Roger K.	438/281
*	K	US-4,569,698	02-1986	Feist, Wolfgang M.	438/442
*	L	US-4,757,359	07-1988	Chiao et al.	257/37
*	M	US-4,804,490	02-1989	Pryor et al.	438/796

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
*	N	0 117 045	08-1984	EPO		
*	O	60-109266	06-1985	Japan		
*	P	1 319 388	06-1973	United Kingdom		
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Kim and Kim, "Effects of High Pulses on Polycrystalline Silicon Diode with n-type Region Heavily Doped with Both Boron and Phosphorus," J. Appl. Phys., 53(7):5359-5360, 1982, No month.
*	V	Neale and Aseltine, "The Application of Amorphous Materials to Computer Memories," IEEE, 20(2):195-205, 1973, No month.
*	W	Pein and Plummer, "Performance of the 3-D Sidewall Flash EPROM Cell," IEEE, 11-14, 1993, No month.
*	X	Post and Ashburn, "Investigation of Boron Diffusion in Polysilicon and its Application to the Design of p-n-p Polysilicon Emitter Bipolar Transistors with Shallow Emitter Junctions," IEEE, 38(11):2442-2451, 1991, No month.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

**Notice of References Cited**

Application/Control No.

09/488,099

Applicant(s)/Patent Under  
Reexamination  
DENNISON ET AL.

Examiner

Kevin M. Picardat

Art Unit

2822

Page 2 of 3

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,174,521	11-1979	Neale, Ronald G.	257/485
*	B	US-4,809,044	02-1989	Pryor et al.	257/3
*	C	US-4,823,181	04-1989	Mohsen et al.	257/530
*	D	US-4,876,220	10-1989	Mohsen et al.	438/200
*	E	US-4,876,668	10-1989	Thakoor et al.	365/163
*	F	US-4,881,114	11-1989	Mohsen et al.	257/530
*	G	US-4,892,840	01-1990	Esquivel et al.	438/262
*	H	US-5,144,404	09-1992	Iranmanesh et al.	257/477
*	I	US-5,166,096	11-1992	Cote et al.	438/586
*	J	US-5,166,758	11-1992	Ovshinsky et al.	257/3
*	K	US-5,177,567	01-1993	Klersy et al.	257/4
*	L	US-5,296,716	03-1994	Ovshinsky et al.	257/3
*	M	US-5,335,219	08-1994	Ovshinsky et al.	369/288

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Post et al., "Polysilicon Emitters for Bipolar Transistors: A Review and Re-Evaluation of Theory and Experiment," IEEE, 39(7):1717-1731, 1992, No month.
*	V	Post and Ashburn, "The Use of an Interface Anneal to Control the Base Current and Emitter Resistance of p-n-p Polysilicon Emitter Bipolar Transistors," IEEE, 13(8):408-410, 1992, No month.
*	W	Rose et al., "Amorphous Silicon Analogue Memory Devices," J. Non-Crystalline Solids, 115:168-170, 1989, No month.
*	X	Schaber et al., "Laser Annealing Study of the Grain Size Effect in Polycrystalline Silicon Schottky Diodes," J. Appl. Phys., 53(12):8827-8834, 1982, No month.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

**Notice of References Cited**

Application/Control No.

09/488,099

Applicant(s)/Patent Under  
Reexamination  
DENNISON ET AL.

Examiner

Kevin M. Picardat

Art Unit

2822

Page 3 of 3

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,341,328	08-1994	Ovshinsky et al.	365/163
*	B	US-5,359,205	10-1994	Ovshinsky, Stanford R.	257/3
*	C	US-5,510,629	04-1996	Karpovich et al.	257/50
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Yamamoto et al., "The I-V Characteristics of Polycrystalline Silicon Diodes and the Energy Distribution of Traps in Grain Boundaries," Electronics and Communications in Japan, Part 2, 75(7):51-58, 1992, No month.
*	V	Yeh et al., "Investigation of Thermal Coefficient for Polycrystalline Silicon Thermal Sensor Diode," Jpn. J. Appl. Phys., 31(Part 1, No. 2A):151-155, 1992, No month.
*	W	Oakley et al., "Pillars--The Way to Two Micron Pitch Multilevel Metallization," IEEE, 23-29, 1984, No month.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.